### **HCAL Front End Electronics**

H C A L

### **FE Status**


T. Shaw


http://www-ppd.fnal.gov/tshaw.myweb/CMS.html

CMS Winter Meeting February 7, 2002




## FE/DAQ Readout








## **FE Channels**







## **FE Cost to Completion**


Н			
	C		
		A	
			L

<b>FE Cost</b>	to Production					
		HB(\$K)	HO(\$K)	HE(\$K)	HF(\$K)	TOTAL(\$K)
2.X.5.1	QIE	139	43	47	51	280
2.X.5.2	CCA	39	29	32	28	128
2.X.5.3	GOL	20	12	13	11	56
2.X.5.4	Voltage Regulator	29	27	29		85
2.X.5.5	6 Channel PCB	52	43	47	44	186
2.X.5.6	Ba⊋kplane	41	62	40		143
2.X.5.X	Calib-LED Pulser Module	9	17	14		40
2.X.5.X	VCSEL	81	11	12		104
2.5.5.8	HF VME Crates				74	74
						1096

4



### **FE Status**



### Past 6 months

- Tested proto CCA Asic looks good
- Tested proto QIE Asic
  - Does not run at 40MHz (easy fix)
  - Noise levels under study
    - 4000e- rms with soldered coax connections btw HPD and QIE
- HB Backplane layout complete
- Proto GOL (serializer) tested OK
  - Gigabit Ethernet protocol
  - 1600 Mbits/s
- Proto VCSEL and custom package tested ok
- Rad qualified "glue" logic parts



## **QIE Description**

```
H C A L
```

### QIE

#### **Charge Integrator Encoder**

4 stage pipelined device (25ns per stage)

charge collection

settling

readout

reset

Inverting (HPDs) and Non-inverting (PMTs) Inputs

Internal non-linear Flash ADC

Outputs


5 bit mantissa

2 bit range exponent

2 bit Cap ID



## **QIE Specification**




### **QIE Design Specifications**

- Clock > 40 MHz
- Must have inverting and non-inverting inputs
- Charge sensitivity of lowest range 1fC/LSB
  - In Calibration Mode 1/3 fC/LSB
- Maximum Charge 9670 fC/25ns
- 4500 electrons rms noise
- FADC Differential Non-Linearity < .05 LSBs</li>



### **CMS QIE Status**



## Full chip submitted 3/13/01

Received 5 wafers 6/1/01


### Testing shows chip fully functional

- Chip does not run at 40 MHz
- Noise as a function of input capacitance being studied
- Noise of 4000e- rms achieved with soldered coax connections btw HPD and QIE

Goal is to submit production part by April '02



### **QIE Tasks**




- 1. Noise performance optimization. Converge on optimal bond pad arrangement, PC layout, supply grounding configuration, and input cable -- produce a working, robust, low-noise system.
- 2. 40 MHz speed problem. Confirm that the bottleneck is indeed the ADC comparator, and that speeding this up will push the speed up over 40 MHz.
- 3. Characterize non-inverting input impedance in both modes (50 ohm and 93 ohm). Determine that we can set the proper biasing levels for correct impedance/minimum reflection.
- 4. Complete testing of functionality by injecting test signals using the final chip/board configuration and checking for proper response, crosstalk, reflections, etc.
- 5. Pedestal mismatch on CAPID3 -- the pedestal of this cap phase is about 1/2 LSB lower than the other three. Does this present any problem? If so, we must understand the internal cause and implement the remedy.

9




## QIE under test


H C A






## **QIE Test Results**









CMS Meeting Feb 7, 2002 11



### **QIE Test Results**








## **DAQ System**


Н

C

Α

L





CMS Meeting Feb 7, 2002 13




## "Quiet" QIE Card

Η

C

Α

L





### **QIE Data**

```
H C A L
```

Run no. = 10228 no. of bytes = 983040

Fermilab Source Test, Data Trailer

Thu Jan 31 12:03:24 2002

User comments: HV 6133 V, bias v 90 first data of day no pulser

Sergey, Anatoly, Jim R.

Channel A: ave. =18.724 +/- 0.002 sigma = 1.651

Cap ID 0: ave. =18.038 + - 0.004sigma = 1.354

Cap ID 1: ave. =19.549 +/- 0.004 sigma = 1.383

Cap ID 2: ave. =17.589 +/- 0.004 sigma = 1.354

Cap ID 3: ave. =19.719 + -0.004sigma = 1.376

Channel B: ave. =18.049 +/- 0.003 sigma = 1.918

Cap ID 0: ave. =16.878 +/- 0.004 sigma = 1.319


Cap ID 1: ave. =19.655 +/- 0.004 sigma = 1.329

Cap ID 2: ave. =16.472 +/- 0.004 sigma = 1.290

Cap ID 3: ave. =19.191 +/- 0.004 sigma = 1.339



### **Channel Control ASIC**




The CCA provides the following functions:

- The processing and synchronization of data from two QIEs,
- The provision of phase-adjusted QIE clocking signals to run the QIE charge integrator and Flash ADC,
- Checking of the accuracy of the Capacitor IDs, the Cap IDs from different QIEs should be in synchronization,
- The ability to force the QIE to use a given range,
- The ability to set Pedestal DAC values,
- The ability to issue a test pulse trigger,
- The provision of event synchronization checks a crossing counter will be implemented and checked for accuracy with every beam turn marker,
- The ability to send a known pattern to the serial optic link,
- The ability to "reset" the QIE at a known and determined time,
- And, the ability to send and report on any detected errors at a known and determined time.

CMS Meeting Feb 7, 2002



### **CCA Status**



## CCA submitted June 25, 2001 25 parts back Oct 11, 2001 Chips under test

- Problem with reads/writes to internal registers
- Problem with writes fixed with repair on chip (jumped out inverter)
- Problem with reads under study
- Other than reads, the CCA appears to be fully functional

Goal is to submit engineering/production chip by mid Feb '02


CMS Meeting Feb 7, 2002



## **CCA ASIC Repair**


H C


T.





## **HB RBX Assembly**






19



## **HB Backplane**



### **Backplane**


- ~87 CM LONG
- Provides Power
- Distributes 40 MHz Clock (3 load max)
- Provides path for RBXbus (serial communication bus)
- Temperature feedback

Backplanes arrived at FNAL – under test

CMS Meeting Feb 7, 2002 20



## **HB Backplanes**







# GOL Design Specifications



### Synchronous (constant latency)

### **Transmission speed**

- fast: 1.6 Gbps , 32 bit data input @ 40 MHz
- slow: 0.8 Gbps , 16 bit data input @ 40 MHz

### Two encoding schemes


- G-Link
- Fiber channel (8B/10B)


### Interfaces for control and status registers

- 12C
- JTAG



## Gigabit link (G-Link, 8B/10B optional)






CMS Meeting Feb 7, 2002 23



## **GOL Testing**

H C A L






## **GOL Test Board**

H C A





### **GOL Test Results**



### **GOL** Configuration


- 32 bit mode
- 1.6 Gb/s
- Gigabit Ethernet Protocol

### Data sent to TI TLK2501 Evaluation Board

- GOL clock is set to 45 MHz this is a clock driven by fxn generator – not TTCrx (GOL known not to work with TTCrx clock at 1.6Gb/s)
- Data is alternating 0xAAAA AAAA and 0x5555 5555
- The RX\_ER (receive error) Flag on the Eval board is monitored
- No errors detected in 8+ hours of running



## **Optical Transmitter**



# HCAL is studying the use of a commercial VCSEL with custom packaging for use as an optical driver


VCSEL operates at 850nm -> multimode fiber solution

## The Tracker's solution of a Laser Transmitter is under study

 Laser Transmitter operates at 1300nm->allows single mode fiber operation



### **VCSEL Selection**




### HFE4086-001

VCSEL Components, Data Communications, Flat Window Pillpack, Unattenuate optics, no back monitor photodiode

#### **FEATURES**

- Designed for drive currents between 5 mA and 15 mA
- Optimized for low dependence of electrical properties over temperature
- High speed > 1 Ghz
- Miniature flat-window, pill-pack package


MOUNTING DIMENSIONS (for reference only): in./(mm)









### **VCSEL Candidate**











## **Board Stack-up**








# VCSEL Test Block Diagram








# Prototype VCSEL Package


H C A L






## **VCSEL Test**

Н С А





### **VCSEL Test Results**



### VCSEL Test Data Path

- Pseudorandom Data sent from TI TLK2501 Evaluation Board;
- Through Maxim VCSEL driver;
- Through custom VCSEL package;
- Through 250 feet of optic cable
- Back to TI TLK2501 Eval Board
- Serializer clock is set to 85 MHz
  - The RX\_ER (receive error) Flag on the Eval board is monitored
  - No errors detected in 8+ hours of running



## **Tracker Laser Transmitter**

I

C


Α

I

### Laser Transmitters

#### Evolution of devices

- Manufacturer contacts built up
  - Many manufacturers during project lifetime
  - Confident that most-suitable device chosen
  - Invitation to Tender complete winner known (ST Microelectronics)
- Final transmitter die commercially available (Mitsubishi COTS component)
- Final transmitter package based upon commercial package
  - Very similar submount used in other packaging applications
- Form factors & modularity now matched to Tracker application
  - Low mass, compact, non-magnetic



http://cern.ch/cms-tk-opto

Tracker Optical Links: Components/Link Systems/Cabling


**W** 





H C A L

### **Production Schedule**




Conclusion

CMS Meeting Feb 7, 2002

2001



## **FE Module Production**







## **Production Schedule - HB**

H C A L

										200	02					2003					
ID	Task Name	Start	Duration	Mar	May	Jul	l S	ep N	Nov	Ja	ın Mar	May	Jul	Sep	Nov	Jan	Mar	May	/ Ju	d Se	р
2	Produce 38 HB RBXs	Mon 19/1/91	305 day€				•														
3	Manufacture HB Readout Boxes (RBX)	Mon 10/1/01	20 days																		
4	Assemble HB RBXs	Mon 10/29/01	40 days							1 te	ch for 36 w	rorking	days > 1	RBX ;	per day						
5	Ship HB RBXs to FNAL	Mon 12/24/01	5 days																		
6	Install Backplanes in HB RBXs	Mon 11/4/02	20 days												1	tech fo	r 18 day	S			
7	Manufacture 144 RM-19	Tue 5/15/01	114 days		-			7													
8	Manufacture 152 RM-19 parts	Mon 9/3/01	30 days																		
9	Manufacture 160 ODU-19 parts	Tue 5/15/01	40 days			<b>S</b> h															
10	Ship ODU-19 parts to Notre Dame	Fri 5/25/01	40 days																		
11	Ship RM-19 parts to Fermilab	Mon 10/15/01	5 days					Ť													
12	Assemble 00Us	Fri 6/1/01	91 days				-	V													
13	Assemble ODU-19	Fri 6/1/01	60 days					1													
14	Ship ODU-19 to Fermilab	Mon 10/1/01	5 days				•	1													
15	Manufacture/Test HPDs	Mon 2/4/02	150 days							1	_		_	,							
16	Test Hybrid Photodetectors (HPDs)	Mon 2/4/02	130 days										~6	HPDs	рег we	ek					
17	Ship HPDs to Fermilab	Mon 4/1/02	110 days								<b>&gt;</b>			~6 HP	Ds per	week					
18	Readout Module Assembly	Mon 11/18/02	53 days													┿					
19	Checkout Front end electronics modules(qty 432)	Mon 11/18/02	48 days													1.	5 techs	for 48	worki	ng days	
20	Assemble 144 RMs	Mon 11/25/02	48 days													3	techs f	or 48 v	vorkin	g days	
21	RBX Integration at FNAL	Mon 12/2/02	58 days												v	+	•				
22	Install/Checkout RMs in RBX	Mon 12/2/02	48 days														1/2 tech	for 48	days		
23	Burn-in RBXs	Mon 12/9/02	48 days												4		1/2 tech	for 4	8 days		
24	Ship RBXs to CERN	Mon 12/16/02	48 days												4	1					
25	RBX Integration at CERN	Mon 12/30/02	63 days													<del>-</del>	_				
26	Receive RBXs	Mon 12/30/02	48 days													<b>)</b>					
27	Test RBXs	Mon 1/6/03	48 days													4	1 pt	nysicis	t,2 tecl	h for 48	da
28	Install and Cable RBXs	Mon 1/13/03	48 days																		
29	Test Installed RBX	Mon 1/20/03	48 days													<b>L</b>					
30	Milestone - done with HB by April 30 '03	Wed 4/30/03	1 day									Done	with HB	RBX p	roducti	oņ/inst	llation .	<b>4/3</b>	0		
31	Produce 38 HE RBX	Thu 11/1/01	180 days								_										




## **Production Schedule - HE**


H C A L

									2002						2003				
ID	Task Name	Start	Duration	Mar	May	Jul	Se	p Nov	Jan	Mar	May	Jul	Sep	Nov	Jan	Mar	May	Jul	Sep
31	Produce 38 HE RBX	Thu 11/1/01	180 days							7					1				
32	MFR HE RBX	Thu 11/1/01	20 days																
33	Assemble HE RBX	Mon 12/17/01	38 days																
34	Ship HE RBX to Fermilab	Fri 2/15/02	5 days						1	1									
35	Install Backplanes in HE RBX	Fri 2/22/02	19 days																
36	Manufacture 144 RM-19	Mon 9/3/01	78 days						<b>,</b>										
37	Manufacture 152 RM-19 parts	Thu 11/1/01	30 days																
38	Manufacture 160 ODU-19 parts	Mon 9/3/01	40 days																
39	Ship ODU-19 parts to Notre Dame	Mon 9/10/01	40 days				•												
40	Ship RM-19 parts to Fermilab	Thu 12/13/01	5 days																
41	Assemble OBUs	Mon 9/17/01	91 days				_												
42	Assemble ODU-19	Mon 9/17/01	80 days						<u> </u>										
43	Ship ODU-19 to Fermilab	Tue 1/15/02	5 days						Ĭ										
44	Manufacture/Test HPDs	Mon 8/5/02	150 days												+	•			
45	Test Hybrid Photodetectors (HPDs)	Mon 8/5/02	130 days													HPDs p	oer wee	:k	
46	Ship HPDs to Fermilab	Mon 9/30/02	110 days										<b>)</b>		:	~6 HP	Ds per :	week	
47	Readout Module Assembly	Thu 1/23/03	53 days												-	_			
48	Checkout Front end electronics modules(qty 432)	Thu 1/23/03	48 days													1.	5 techs	for 48	working
49	Assemble 144 RMs	Thu 1/30/03	48 days												Н	3	techs t	or 48 s	working
50	RBX Integration at FNAL	Thu 2/6/03	58 days													_	7		
51	Install/Checkout RMs in RBX	Thu 2/6/03	48 days												<b> </b>		1/2 tech	for 48	days
52	Burn-in RBXs	Thu 2/13/03	48 days												<b> </b>		1/2 tec	h for 4	8 days
53	Ship RBXs to CERN	Thu 2/20/03	48 days												<b>4</b>				
54	RBX Integration at CERN	Thu 3/6/03	63 days													—			
55	Receive RBXs	Thu 3/6/03	48 days												4				
56	Test RBXs	Thu 3/13/03	48 days													<b>)</b>	1 р	hysicis	st,2 tech
57	Install and Cable RBXs	Thu 3/20/03	48 days																
58	Test Installed RBX	Thu 3/27/03	48 days													<b>→</b>			
59	Milestone - done with HE by end of June 25 '03	VVed 6/25/03	1 day									Done v	with HE	RBX pr	oduction	Anstall	lation 🦂	6/25	;
60	HF Electronics Production	Tue 4/1/03	30 days														T		




## Production Schedule – HF/HO







### FE – What's Next



### **Next 6 months**

- Submit production CCA
- Submit production QIE
- Build ASIC chip testers
- Purchase GOL serializers
- Purchase rad hard Voltage Regulators (RD49)
- Choose VCSEL or "Tracker Laser Transmitter"
- Design 6 channel FE card for test beam
- Design 6 channel FE card for production
- Build card tester
- Prototype Clock and Control Module (CCM)